Memory FAQs
 
Home
News
Products
Shop
Memory
Corporate
Contact
 

News
Industry News
Publications
CST News
Help/Support
Member Area
Tester Brochure
Demo Library
Software
Tester FAQs

biology medicine news product technology definition

Tuesday, September 30, 2014
Memory Industry News
Email ArticlePrinter Format PreviousNext

NEC launch new EDRAM Chip


Tuesday, November 20, 2007

NEC Electronics introduced two new technologies for the manufacturing 40nm system-on-chip (SoC) devices with embedded dynamic random access memory (eDRAM).

The UX8GD eDRAM technology boasts clock speeds up to 800MHz and low operating power, making it optimal for use in consumer electronics products such as digital video cameras and game consoles, NEC said. The UX8LD eDRAM technology features low leakage-current levels that reduce power consumption by as much two-thirds compared to equivalent SRAM, making it ideal for use in mobile handsets and other portable devices that require low standby power.

Both of these eDRAM technologies combine 40nm CMOS process technology with NEC's eDRAM process technology, and are available in memory configurations up to 256Mb. Cell size is 0.06 square micron meters, 50% smaller than the company's previous 55nm UX7LSeD eDRAM. This translates to a 50% reduction in overall chip size, which contributes to lower bill-of-materials (BOM) costs.

The new 40nm technologies also leverage high-dielectric (high-k) materials such as hafnium gate dielectrics, nickel-silicide gate electrodes, and zirconium-oxide DRAM capacitors that have been proven in NEC's 55 nm UX7LSeD technology. These innovations lower the concentration of impurities and parasitic resistance in the channels, resulting in benefits such as lower leakage current between the drain and source, longer-term data storage, fewer variations in transistor performance, and greater performance of both logic and memory.

NEC began shipment of 55nm eDRAM samples in October 2007 and plans to ramp to volume production by the end of this fiscal year (ending March 31, 2008). Volume production of 40nm devices is scheduled to begin by the end of the next fiscal year at NEC Electronics' 12-inch wafer line at manufacturing subsidiary NEC Yamagata.

By: DocMemory
Copyright 2007 CST, Inc. All Rights Reserved

Email ArticlePrinter Format PreviousNext
Latest Industry News
Apple: The largest DRAM user 9/29/2014
BlackBerry looks to profit by Feb., 20159/29/2014
Your car will work closer with your smartphone9/29/2014
TSMC succeed in 16nm FinFET9/29/2014
Toshiba to spend $1 B in Southeast Asia infrastructure 9/26/2014
Homeland Security issued warning on Cyber bugs9/26/2014
Intel moves forward to invest in China SOC makers9/26/2014
Autonomy space ship flys India's Mission to Mars9/26/2014
Micron in talk with Powertech for backend JV at Xiann9/25/2014
Cadillac move to follow cosmopolotian luxury9/25/2014

CST Inc. Memory Tester DDR Tester
Copyright © 1994 - 2014 CST, Inc. All Rights Reserved